Abstract: This paper presents the analysis and modeling of a low-offset multi-stage comparator applied for a high-resolution successive-approximation-register (SAR) analog-to-digital converter (ADC).
Some results have been hidden because they may be inaccessible to you
Show inaccessible results